Abstract

A current-mode approach is often used for the front-end electronics for Silicon Photomultipliers, to cope with the peculiar features of these detectors. Very low input resistance Rin and large bandwidth BW are classic design choices for the preamplifier, since it is assumed that the timing accuracy is optimized with this strategy. Here we show that this design approach leads to non-optimal results, due to the presence of parasitic interconnection inductance between the detector and the front-end. An approximate model, able to reproduce the behavior of the circuit during the fast rising edge of the output pulse, has been employed to analyze the influence of the interconnection inductance on the slope of the signal. Thus, considering a typical current-mode preamplifier, the existence of Rin-BW pairs which optimize the timing accuracy of the system has been demonstrated.

Autore Pugliese

• Corsi Francesco , Matarrese Gianvito

Tutti gli autori

• F. Ciciriello , F. Corsi , Matarrese G

Titolo volume/Rivista

Non Disponibile

Anno di pubblicazione

2014

ISSN

Non Disponibile

ISBN

Non Disponibile

Numero di citazioni Wos

Nessuna citazione

Ultimo Aggiornamento Citazioni

Non Disponibile

Numero di citazioni Scopus

Non Disponibile

Ultimo Aggiornamento Citazioni

Non Disponibile

Settori ERC

Non Disponibile

Codici ASJC

Non Disponibile